Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing logic security feature for disabling integrated circuit test ports ability to scanout data

Implementing logic security feature for disabling integrated circuit test ports ability to scanout data

US Patent 8166357 · Granted Apr 24, 2012

Estimated economic value: $8,319,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bin sweep system with contoured paddles2023
Bin sweep system with contoured paddles2021
Modular storage bin sweep system2020
Modular storage bin sweep system2017
Bin sweep with drive slippage capability2015
Multi-core processor comparison encoding2015
Bale loading and transporting trailer system2015
Modular storage bin sweep system2015
Efficiency of static core turn-off in a system-on-a-chip with variation2013
Reliability and performance of a system-on-a-chip by predictive wear-out based a2013
Implementing spare latch placement quality determination2012
Implementing at-speed Wafer Final Test (WFT) with complete chip coverage2010