Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacking fault and twin blocking barrier for integrating III-V on Si

Stacking fault and twin blocking barrier for integrating III-V on Si

US Patent 8143646 · Granted Mar 27, 2012

Estimated economic value: $20,416,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photodetector structures formed on high-index substrates2022
Optoelectronic devices formed over a buffer2021
Techniques for monolithic co-integration of silicon and III-N semiconductor tran2020
GaN devices on engineered silicon substrates2020
Silicon PMOS with gallium nitride NMOS for voltage regulation2020
Apparatus and methods for forming a modulation doped non-planar transistor2019
Techniques for forming contacts to quantum well transistors2019
Extreme high mobility CMOS logic2018
Quantum well MOSFET channels having lattice mismatch with metal source/drains, a2018
Forming arsenide-based complementary logic on a single substrate2018
Methods of forming hetero-layers with reduced surface roughness and bulk defect 2017
Methods of forming hetero-layers with reduced surface roughness and bulk defect 2017