Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to debug an integrated circuit chip via synchronous clock stop and scan

Method and apparatus to debug an integrated circuit chip via synchronous clock stop and scan

US Patent 8140925 · Granted Mar 20, 2012

Estimated economic value: $2,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Considering differences of software images during software image distribution us2025
Message split-aggregation for multi-stage electrical interconnection network2025
Transactional lock elision with delayed lock checking2023
Method and system for detection of thread stall2022
Accelerating shared file checkpoint with local burst buffers2022
Global virtual address space consistency model2022
Determining instruction execution history in a debugger2021
Methods and systems for verifying out-of-order page fault detection2021
Configuring compute nodes in a parallel computer using remote direct memory acce2020
Configuring compute nodes in a parallel computer using remote direct memory acce2020
Embedding global barrier and collective in a torus network2020
Opcode counting for performance measurement2020