Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for verifying out-of-order page fault detection

Methods and systems for verifying out-of-order page fault detection

US Patent 10936505 · Granted Mar 2, 2021

Estimated economic value: $2,720,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gather buffer management for unaligned and gather load operations2025
Auto generation of debug trace in pre-silicon verification2025
Functional test of processor code modification operations2023
Buffer and methods for address translations in a processor2023
Gather buffer management for unaligned and gather load operations2023
Unified translation miss queue for multiple address translation modes2023
Virtual cache synonym detection using alias tags2023
Translation bandwidth optimized prefetching strategy through multiple translatio2023
Translation bandwidth optimized prefetching strategy through multiple translatio2023
Sleeping and waking-up address translation that conflicts with translation level2023
Sharing instruction cache footprint between multiple threads2023
Sharing instruction cache lines between multiple threads2023