Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure for dynamic initial cache line coherency state assignment in multi-processor systems

Structure for dynamic initial cache line coherency state assignment in multi-processor systems

US Patent 8131943 · Granted Mar 6, 2012

Estimated economic value: $5,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dataless cache entry2021
Adaptive method for selecting a cache line replacement algorithm in a direct-map2020
Less recently and frequently used (LRAFU) cache replacement policy2019
Alternative direct-mapped cache and cache replacement method2019
Write-back coherency data cache for resolving read/write conflicts2015
Write-back coherency data cache for resolving read/write conflicts2015
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Silent invalid state transition handling in an SMP environment2014
Silent invalid state transition handling in an SMP environment2014