Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write-back coherency data cache for resolving read/write conflicts

Write-back coherency data cache for resolving read/write conflicts

US Patent 8996812 · Granted Mar 31, 2015

Estimated economic value: $4,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic initial cache line coherency state assignment in multi-processor systems2014
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Silent invalid state transition handling in an SMP environment2014
Silent invalid state transition handling in an SMP environment2014
Data processing workload administration in a cloud computing environment2014
Structure for silent invalid state transition handling in an SMP environment2012
Structure for silent invalid state transition handling in an SMP environment2012
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Structure for shared cache eviction2011
Structure for shared cache eviction2011
Directory-based data transfer protocol for multiprocessor system2011