Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Performing a statistical timing abstraction for a hierarchical timing analysis of VLSI circuits

Performing a statistical timing abstraction for a hierarchical timing analysis of VLSI circuits

US Patent 8122404 · Granted Feb 21, 2012

Estimated economic value: $5,017,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable systems and methods for assessing healthy condition scores in renewable2024
Scalable systems and methods for assessing healthy condition scores in renewable2022
Detecting and removing bias in subjective judging2022
Identifying changes in health and status of assets from continuous image feeds i2021
Floor planning and placement of objects in a loading space2021
Statistical timing analysis considering multiple-input switching2021
Screen capture prevention2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Efficient projection based adjustment evaluation in static timing analysis of in2021
Leverage cycle stealing within optimization flows2021
Partial parameters and projection thereof included within statistical timing ana2021
Partial parameters and projection thereof included within statistical timing ana2021