Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing semiconductor wafer by forming a strain relaxation SiGe layer on an insulating layer of SOI wafer

US Patent 8110486 · Granted Feb 7, 2012

Assignee

Inventors

View full patent text on Google Patents →