Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SOI device having a substrate diode formed by reduced implantation energy

SOI device having a substrate diode formed by reduced implantation energy

US Patent 8097519 · Granted Jan 17, 2012

Estimated economic value: $6,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

FinFET having locally higher fin-to-fin pitch2021
Semiconductor structure including a transistor having stress creating regions an2017
Semiconductor device having a high-K gate dielectric above an STI region2017
Semiconductor device having a high-K gate dielectric above an STI region2017
Semiconductor device with thin-film resistor2017
E-fuse design for high-K metal-gate technology2016
E-fuse design for high-K metal-gate technology2016
SOI transistor having drain and source regions of reduced length and a stressed 2016
Simplified gate-first HKMG manufacturing flow2016
Strain engineering in semiconductor devices by using a piezoelectric material2016
Sandwich silicidation for fully silicided gate formation2016
Semiconductor fuse with enhanced post-programming resistance2015