Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reliability evaluation and system fail warning methods using on chip parametric monitors

Reliability evaluation and system fail warning methods using on chip parametric monitors

US Patent 8095907 · Granted Jan 10, 2012

Estimated economic value: $7,380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reliable electronic fuse based storage using error correction coding2025
Membrane filtration module2024
Heat sink configuration for multi-chip module2023
IC chip package with dummy solder structure under corner, and related method2023
Membrane filtration module2023
Membrane filtration module2022
Customer-transparent logic redundancy for improved yield2022
Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
IC chip package with dummy solder structure under corner, and related method2021
Manifold arrangement2021
Optimization of integrated circuit reliability2021
Optimization of integrated circuit reliability2021