Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing hierarchical design-for-test logic for modular circuit design

Implementing hierarchical design-for-test logic for modular circuit design

US Patent 8065651 · Granted Nov 22, 2011

Estimated economic value: $2,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wrapper cell design and built-in self-test architecture for 3DIC test and diagno2024
Layout-aware test pattern generation and fault detection2022
Automatically generated schematics and visualization2020
Automatically generated schematics and visualization2020
Mapping physical shift failures to scan cells for detecting physical faults in i2020
Command coverage analyzer2019
Layout-aware test pattern generation and fault detection2019
Scheme for masking output of scan chains in test circuit2019
Scheme for masking output of scan chains in test circuit2019
Handling of undesirable distribution of unknown values in testing of circuit usi2018
Handling of undesirable distribution of unknown values in testing of circuit usi2018
Handling of undesirable distribution of unknown values in testing of circuit usi2018