Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration scheme for strained source/drain CMOS using oxide hard mask

Integration scheme for strained source/drain CMOS using oxide hard mask

US Patent 8058120 · Granted Nov 15, 2011

Estimated economic value: $748,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D stack configuration for 6-axis motion sensor2021
Silicon germanium and polysilicon gate structure for strained silicon transistor2013
Bond pad for low K dielectric materials and method for manufacture for semicondu2013
Method for circuit layout and rapid thermal annealing method for semiconductor a2013
Integrated circuit with stress inserts2013
Diffusion regions having different depths2012
Method of forming a via structure dual damascene structure for the manufacture o2012
Method and structure using a pure silicon dioxide hardmask for gate patterning f2012
Bond pad for low K dielectric materials and method for manufacture for semicondu2011
Single mask scheme method and structure for integrating PMOS and NMOS transistor2010
Metal hard mask method and structure for strained silicon MOS transistors2010
Seal ring corner design2010