Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single mask scheme method and structure for integrating PMOS and NMOS transistors using strained silicon

Single mask scheme method and structure for integrating PMOS and NMOS transistors using strained silicon

US Patent 7820500 · Granted Oct 26, 2010

Estimated economic value: $1,608,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bond pad for low K dielectric materials and method for manufacture for semicondu2013
Method for circuit layout and rapid thermal annealing method for semiconductor a2013
Method of forming a via structure dual damascene structure for the manufacture o2012
Method and structure using a pure silicon dioxide hardmask for gate patterning f2012
Integration scheme for strained source/drain CMOS using oxide hard mask2011
Bond pad for low K dielectric materials and method for manufacture for semicondu2011
Metal hard mask method and structure for strained silicon MOS transistors2010
Seal ring corner design2010
Dummy patterns and method of manufacture for mechanical strength of low K dielec2009
Method and structure for second spacer formation for strained silicon MOS transi2009
Integration scheme method and structure for transistors using strained silicon2009
Seal ring structures with unlanded via stacks2009