Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for reducing overlay errors in semiconductor volume production using a mixed tool scenario

US Patent 8039181 · Granted Oct 18, 2011

Estimated economic value: $1,986,000

Assignee

Inventors

View full patent text on Google Patents →