Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for scaling I/O-cell placement during die-size optimization

Method and apparatus for scaling I/O-cell placement during die-size optimization

US Patent 8037442 · Granted Oct 11, 2011

Estimated economic value: $2,777,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Propagating physical design information through logical design hierarchy of an e2024
Fast topology bus router for interconnect planning2023
Netlist abstraction for circuit design floorplanning2021
Netlist abstraction for circuit design floorplanning2019
Scalable chip placement2019
Shaping integrated with power network synthesis (PNS) for power grid (PG) alignm2016
Determining a set of timing paths for creating a circuit abstraction2016
Semiconductor integrated circuit partitioning and timing2015
Abstract creation2014
Netlist abstraction2014
Displaying a congestion indicator for a channel in a circuit design layout2014
Method and apparatus for computing a detailed routability estimation2011