Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming CMOS device having gate insulation layers of different type and thickness

Method of forming CMOS device having gate insulation layers of different type and thickness

US Patent 8021942 · Granted Sep 20, 2011

Estimated economic value: $13,504,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Agricultural harvesting vehicle2025
Systems and methods for delivering pressurized fluid to a target site alone or i2025
Distortion determination apparatus and method of determining a distortion2025
Dual metal gate structures on nanoribbon semiconductor devices2025
Method for precision oxidation control by ion implantation2025
Source/drain regions in integrated circuit structures2025
Integrated circuit structures with gate cuts above buried power rails2025
Gate spacing in integrated circuit structures2025
Phase angle correction value calculation apparatus and method of calculating a p2025
Self-aligned lateral contacts2025
System for characterizing a transistor circuit2025
Optical range calculation apparatus and method of range calculation2025