Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and process for expediting the return of line exclusivity to a given processor through enhanced inter-node communications

Method and process for expediting the return of line exclusivity to a given processor through enhanced inter-node communications

US Patent 8001328 · Granted Aug 16, 2011

Estimated economic value: $4,692,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling speculative actions based on a hit/miss predictor2025
Detecting and mitigating false structure sharing within a cache line2025
Instruction execution scheduling using a hit/miss predictor2025
Cable pair concurrent servicing2024
System coherency protocol2024
Preemptive tracking of remote requests for decentralized hot cache line fairness2023
Lateral persistence directory states2023
Multiple copy scoping bits for cache memory2022
Controller address contention assumption2022
Controller address contention assumption2022
Cache array macro micro-masking2022
Efficient generation of instrumentation data for direct memory access operations2021