Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computer readable medium, system and associated method for designing integrated circuits with loop insertions

Computer readable medium, system and associated method for designing integrated circuits with loop insertions

US Patent 7996808 · Granted Aug 9, 2011

Estimated economic value: $2,733,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing voltage drooping in a microelectronic chip2025
Implementing optimal coarse programmable delay setting in skew adjust closed loo2025
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Dual chip clock synchronization2024
Burn-in resilient integrated circuit for processors2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Partial computer processor core shutoff2022
Measuring a control system response time2022
Integrated skew control2022
Quantitative skew sensor2021
Routing a cell of a semiconductor chip2021
Burn-in resilient integrated circuit for processors2021