Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Merging of equivalent logic blocks in a circuit design

Merging of equivalent logic blocks in a circuit design

US Patent 7984415 · Granted Jul 19, 2011

Estimated economic value: $6,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine-learning enhanced compiler2023
Machine-learning enhanced compiler2022
Latch based optimization during implementation of circuit designs for programmab2012
Method and arrangement providing for implementation granularity using implementa2012
Circuit design fitting2012
Clock speed for a digital circuit2011
Latch based optimization during implementation of circuit designs for programmab2011
Placement driven control set resynthesis2011
Fanout-optimization during physical synthesis for placed circuit designs2010
Efficient timing graph update for dynamic netlist changes2010
Cost-based performance driven legalization technique for placement in logic desi2009
Method and apparatus for implementing a pre-implemented circuit design for a pro2008