Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fanout-optimization during physical synthesis for placed circuit designs

Fanout-optimization during physical synthesis for placed circuit designs

US Patent 7853914 · Granted Dec 14, 2010

Estimated economic value: $2,586,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Running services in SDL of a RIC2025
Using hypervisor to provide virtual hardware accelerators in an O-RAN system2024
Relocatable FPGA modules2024
System for using digital light projectors for augmented reality2024
RIC with a dedicated IO thread and multiple data processing threads2024
SDL cache for O-RAN2024
System and method for enabling a rollback mechanism for shared devices in an inf2024
Method and system for improving a visual presentation of a user during a video c2024
Machine-learning enhanced compiler2023
Relocatable FPGA modules2023
Active and standby RICs2023
Provisioning and deploying RAN applications in a RAN system2023