Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for testing memory blocks in an SOC design

System and method for testing memory blocks in an SOC design

US Patent 7966529 · Granted Jun 21, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for providing a read only memory cell array2021
Memory hold margin characterization and correction circuit2020
On-chip frequency monitoring2019
Method of grouping embedded memories for testing2016
Scan testing with staggered clocks2016
Scan based testing of an integrated circuit containing circuit portions operable2009