Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan based testing of an integrated circuit containing circuit portions operable in different clock domains during functional mode

Scan based testing of an integrated circuit containing circuit portions operable in different clock domains during functional mode

US Patent 7624322 · Granted Nov 24, 2009

Estimated economic value: $29,115,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for providing a read only memory cell array2021
Memory hold margin characterization and correction circuit2020
On-chip frequency monitoring2019
System and method for testing memory blocks in an SOC design2011