Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for integrating SRAM and DRAM architecture in set associative cache

Method and system for integrating SRAM and DRAM architecture in set associative cache

US Patent 7962695 · Granted Jun 14, 2011

Estimated economic value: $3,503,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stickification using anywhere padding to accelerate data manipulation2025
Padding input data for artificial intelligence accelerators2025
Time-division multiplexing for superconducting memory2025
Superconducting distributed bidirectional current driver system2025
Single function to perform combined matrix multiplication and bias add operation2025
Method to map convolutional layers of deep neural network on a plurality of proc2024
Multichannel memory to augment local memory2024
Read and write enhancements for arrays of superconducting magnetic memory cells2024
Low precision deep neural network enabled by compensation instructions2024
Exploiting fine-grained structured weight sparsity in systolic arrays2024
System and method for supporting secure objects using a memory access control mo2024
Programmable multicast protocol for ring-topology based artificial intelligence 2023