Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low leakage high performance static random access memory cell using dual-technology transistors

Low leakage high performance static random access memory cell using dual-technology transistors

US Patent 7961499 · Granted Jun 14, 2011

Estimated economic value: $16,057,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Host device caching of flash memory address mappings2025
Selective recording of multiuser calls2025
System and method for updating memory tables2025
Mechanism to enhance endurance in universal flash storage devices2025
Electronic determination of viewership by a vehicle of a media content2023
Generating event logs from video streams2023
Assigning case identifiers to video streams2023
Combining load or store instructions2023
Memory array circuits including word line circuits for improved word line signal2022
Method, system, and computer program product for implementing electronic design 2022
Memory device implementing multiple port read2022
Methods, systems, and computer program product for implementing an electronic de2022