Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory array circuits including word line circuits for improved word line signal timing and related methods

Memory array circuits including word line circuits for improved word line signal timing and related methods

US Patent 11527274 · Granted Dec 13, 2022

Estimated economic value: $224,065,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication method and apparatus2025
Communication processing method and apparatus2025
Resource configuration method and apparatus, and system2025
Write bitline driver for a dual voltage domain2018
Write bitline driver for a dual voltage domain2018
Dynamic voltage level shifters employing pulse generation circuits, and related 2017
Dynamic voltage level shifters employing pulse generation circuits, and related 2017
Pipelining an asynchronous memory reusing a sense amp and an output latch2017
Redirecting data from a defective data entry in memory to a redundant data entry2016
Redirecting data from a defective data entry in memory to a redundant data entry2016
Fully valid-gated read and write for low power array2016
Voltage level shifted self-clocked write assistance2016