Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully valid-gated read and write for low power array

Fully valid-gated read and write for low power array

US Patent 9384795 · Granted Jul 5, 2016

Estimated economic value: $7,179,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualized scan chain testing in a random access memory (RAM) array2024
Memory arrays employing flying bit lines to increase effective bit line length f2024
Memory array circuits including word line circuits for improved word line signal2022
Efficiently generating selection masks for row selections within indexed address2017
Multiple-hot (multi-hot) bit decoding in a memory system for activating multiple2017
Efficient compare operation2017
Voltage level shifted self-clocked write assistance2016
Voltage level shifted self-clocked write assistance2016
Register file circuit and method for improving the minimum operating supply volt2016
Hybrid dynamic-static encoder with optional hit and/or multi-hit detection2015
Hybrid dynamic-static encoder with optional hit and/or multi-hit detection2015
Dummy read to prevent crowbar current during read-write collisions in memory arr2015