Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › RISC microprocessor architecture implementing multiple typed register sets

RISC microprocessor architecture implementing multiple typed register sets

US Patent 7941636 · Granted May 10, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus for efficient blending in a graphics pipeline2024
Optimized pixel shader attribute management2022
Methods and apparatus for avoiding lockup in a graphics pipeline2021
Optimized computation of perspective interpolants2021
Safety integrity level of service (SILoS) system2021
Efficient redundant coverage discard mechanism to reduce pixel shader work in a 2021
Efficient interface and transport mechanism for binding bindless shader programs2020
Elimination of minimal use threads via quad merging2018
Reduction of graphical processing through coverage testing2017
Elimination of minimal use threads via quad merging2017
System and method for assigning tags to control instruction processing in a supe2011
System and method for handling load and/or store operations in a superscalar mic2011