Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and arrangements to manage on-chip memory to reduce memory latency

Methods and arrangements to manage on-chip memory to reduce memory latency

US Patent 7934061 · Granted Apr 26, 2011

Estimated economic value: $6,102,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pseudo lock-step execution across CPU cores2025
Software-based log management2024
Automation test accelerator2024
Dependency skipping in a load-compare-jump sequence of instructions by incorpora2024
Inferring future value for speculative branch resolution in a microprocessor2024
Inferring future value for speculative branch resolution2023
Dependency skipping execution2023
Ultra-low precision floating-point fused multiply-accumulate unit2022
System and method for automatically optimizing capacity between server clusters2022
Instruction fusion after register rename2022
Providing a dynamic random-access memory cache as second type memory2022
Coalescing global completion table entries in an out-of-order processor2021