Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing driven logic block configuration

Timing driven logic block configuration

US Patent 7926016 · Granted Apr 12, 2011

Estimated economic value: $10,435,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Running band2021
Timing closure of circuit designs for integrated circuits2019
Generating clock trees for a circuit design2018
Placement and routing of clock signals for a circuit design2018
Method and system to rebalance constrained services in a cloud using a genetic a2018
Clock region partitioning and clock routing2016
Hierarchical pushdown of cells and nets to any logical depth2016
Wide band deterministic interface2015
Implementing sub-circuits with predictable behavior within a circuit design2013
Latch based optimization during implementation of circuit designs for programmab2012
Latch based optimization during implementation of circuit designs for programmab2011
Systems and methods for generating network messages2011