Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit architecture for effective compensating the time skew of circuit

Circuit architecture for effective compensating the time skew of circuit

US Patent 7919989 · Granted Apr 5, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-feedback control pipeline architecture for memory read path applications2010
Fuse circuit2009
Self-feedback control pipeline architecture for memory read path applications2008
Low power design for fuse control circuit2006
Wafer level burn-in for memory integrated circuit2003
Delayed read/write scheme for SRAM interface compatible DRAM2003
Minimum pulse width detection and regeneration circuit2003
Input buffer circuit for low power application2002
Delay circuit with voltage compensation2001
Area efficient global row redundancy scheme for DRAM2000
Flexible time write operation1998
High speed conditional synchronous one shot circuit1998