Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input buffer circuit for low power application

Input buffer circuit for low power application

US Patent 6366123 · Granted Apr 2, 2002

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistor having a gate with a variable work function and method for manufactur2019
Method of operating PSRAM and related memory device2014
Latch system applied to a plurality of banks of a memory circuit2014
Method of controlling a refresh operation of PSRAM and related device2014
Device for increasing chip testing efficiency and method thereof2014
Method of performing a chip burn-in scanning with increased efficiency2013
Memory device capable of operation in a burn in stress mode, method for performi2012
Memory device and memory control method2012
Circuit architecture for effective compensating the time skew of circuit2011
Self-feedback control pipeline architecture for memory read path applications2010
Fuse circuit2009
Dynamic input setup/hold time improvement architecture2009