Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Area efficient global row redundancy scheme for DRAM

Area efficient global row redundancy scheme for DRAM

US Patent 6101138 · Granted Aug 8, 2000

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual-purpose temperature measuring device2025
Pseudo-differential de-glitch sense amplifier2025
Sustainable DRAM having principle power supply voltage unified with logic circui2025
Sustainable DRAM having principle power supply voltage unified with logic circui2025
Dynamic memory with sustainable storage architecture2025
Dynamic memory with sustainable storage architecture2025
Apparatus and method for detecting errors during data encryption2025
Method for fabricating semiconductor device with deposition cycles of chemical v2025
Apparatus and method for expanding round keys during data encryption2025
Apparatus and method for detecting errors during data encryption2025
Dynamic memory with sustainable storage architecture and clean up circuit2024
Dynamic memory with sustainable storage architecture and clean up circuit2024