Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level I/O test, repair and/or customization enabled by I/O layer

Wafer level I/O test, repair and/or customization enabled by I/O layer

US Patent 7913202 · Granted Mar 22, 2011

Estimated economic value: $5,211,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fluidically connecting functional modules that are temperature-contro2025
Method and structure of forming independent contact for staggered CFET2025
Local interconnect for cross coupling2025
Middle of line structure with stacked devices2025
Vertically-stacked field effect transistor cell2025
High aspect ratio contact structure with multiple metal stacks2025
Backside power rails and power distribution network for density scaling2025
Electronic substrate stacking2024
Staggered stacked semiconductor devices2024
Backside electrical contacts to buried power rails2024
Mirroring matrices for batched cholesky decomposition on a graphic processing un2024
Two-junction photovoltaic devices2024