Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing

Method, system, and computer program product for coupled noise timing violation avoidance in detailed routing

US Patent 7904861 · Granted Mar 8, 2011

Estimated economic value: $4,587,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data communication apparatus with receiver employing transmitter supply voltage 2025
Cross-hierarchy antenna condition verification2024
Noise impact on function (NIOF) reduction for integrated circuit design2024
Generation and selection of universally routable via mesh specifications in an i2022
Partial computer processor core shutoff2022
Intertwined well connection and decoupling capacitor layout structure for integr2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Driver architecture for multiphase and amplitude encoding transmitters2021
Net routing for integrated circuit (IC) design2021
Clock gating latch placement2021
Logic partition reporting for integrated circuit design2021
Single-bit latch optimization for integrated circuit (IC) design2020