Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Noise impact on function (NIOF) reduction for integrated circuit design

Noise impact on function (NIOF) reduction for integrated circuit design

US Patent 11875099 · Granted Jan 16, 2024

Estimated economic value: $9,068,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-hierarchy antenna condition verification2024
Cross-hierarchy antenna condition verification2024
Generation and selection of universally routable via mesh specifications in an i2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Net routing for integrated circuit (IC) design2021
Clock gating latch placement2021
Clock gating latch placement2021
Metal fill shape removal from selected nets2021
Cross-hierarchical block pin placement2021
Wire orientation-based latch shuddling2021
Logic partition reporting for integrated circuit design2021
Single-bit latch optimization for integrated circuit (IC) design2020