Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Intertwined well connection and decoupling capacitor layout structure for integrated circuits

Intertwined well connection and decoupling capacitor layout structure for integrated circuits

US Patent 11244895 · Granted Feb 8, 2022

Estimated economic value: $43,422,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package comprising integrated devices and bridge coupling top sides of integrate2025
Data communication apparatus with receiver employing transmitter supply voltage 2025
Object tiering from local store to cloud store2024
Deep trench capacitors in an inter-layer medium on an interconnect layer of an i2024
Package comprising integrated devices and bridge coupling top sides of integrate2023
Three-dimensional integrated circuit (3D IC) power distribution network (PDN) ca2023
Integrated circuit (IC) packages employing front side back-end-of-line (FS-BEOL)2023
Gate-all-around (GAA) transistors with shallow source/drain regions and methods 2023
Stacked die integrated with package voltage regulators2022
Integrated device comprising a CMOS structure comprising well-less transistors2022
Three-dimensional (3D) integrated circuit device having a backside power deliver2022
Field-effect transistors (FET) circuits employing topside and backside contacts 2022