Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for selecting programmable interconnects to reduce clock skew

Method and apparatus for selecting programmable interconnects to reduce clock skew

US Patent 7904860 · Granted Mar 8, 2011

Estimated economic value: $7,712,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Search result replication management in a search head cluster2025
Search result replication management in a search head cluster2023
High availability scheduler for scheduling map-reduce searches based on a leader2020
Search result replication in a search head cluster2018
High availability scheduler for scheduling searches of time stamped events2018
High availability scheduler for scheduling map-reduce searches2016
High availability scheduler2015
Latch based optimization during implementation of circuit designs for programmab2012
Run-time efficient methods for routing large multi-fanout nets2011
Latch based optimization during implementation of circuit designs for programmab2011
Patterns for routing nets in a programmable logic device2010
Methods of estimating net delays in tile-based PLD architectures2010