Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of estimating net delays in tile-based PLD architectures

Methods of estimating net delays in tile-based PLD architectures

US Patent 7735039 · Granted Jun 8, 2010

Estimated economic value: $6,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Satisfying circuit design constraints using a combination of machine learning mo2025
Information processing apparatus, information processing method, and non-transit2025
Search result replication management in a search head cluster2025
Optimizing use of computer resources in implementing circuit designs through mac2024
Method and memory used for reducing program disturbance by adjusting voltage of 2023
Automated timing closure on circuit designs2023
Search result replication management in a search head cluster2023
Method and memory used for reducing program disturbance by adjusting voltage of 2023
Visualization of data buses in circuit designs2023
Automated analysis and optimization of circuit designs2021
Method and memory used for reducing program disturbance by adjusting voltage of 2021
System and method for an electronic design tool providing automated guidance and2020