Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for formal verification of an electronic circuit design

Method and system for formal verification of an electronic circuit design

US Patent 7890903 · Granted Feb 15, 2011

Estimated economic value: $3,434,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Controlling storage accesses for merge operations2025
Translation support for a virtual cache2024
Decentralized hot cache line tracking fairness mechanism2024
Running smaller memory-address width program code in a larger memory-address wid2024
Dynamic guard band with timing protection and with performance protection2024
Shadow pointer directory in an inclusive hierarchical cache2024
Cable pair concurrent servicing2024
Dynamic guard band with timing protection and with performance protection2024
Low-latency deserializer having fine granularity and defective-lane compensation2024
Using a shadow copy of a cache in a cache hierarchy2024
Hot line fairness mechanism favoring software forward progress2024
Reducing cache transfer overhead in a system2024