{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods of fabricating semiconductor devices including dual fin structures", "item": "https://www.patentleaderboard.com/patent/7879659"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of fabricating semiconductor devices including dual fin structures

Methods of fabricating semiconductor devices including dual fin structures

US Patent 7879659 · Granted Feb 1, 2011

Estimated economic value: $4,880,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies and methods of forming integrated assemblies2024
Integrated assemblies and methods of forming integrated assemblies2023
Integrated assemblies, and methods of forming integrated assemblies2023
Integrated assemblies and methods of forming integrated assemblies2023
Integrated assemblies and methods of forming integrated assemblies2023
Integrated assemblies and methods of forming integrated assemblies2022
Integrated assemblies, and methods of forming integrated assemblies2022
Methods of forming a transistor and methods of forming an array of memory cells2020
Elevationally-extending strings of memory cells individually comprising a progra2020
Elevationally-extending strings of memory cells individually comprising a progra2019
Elevationally-extending strings of memory cells individually comprising a progra2018