Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming a transistor and methods of forming an array of memory cells

Methods of forming a transistor and methods of forming an array of memory cells

US Patent 10643906 · Granted May 5, 2020

Estimated economic value: $23,260,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuitry comprising strings of memory cells and method used in forming a2025
Memory device having tiers of 2-transistor memory cells2025
Memory arrays, and methods of forming memory arrays2025
Ferroelectric transistors and assemblies comprising ferroelectric transistors2025
Reduced pitch memory subsystem for memory device2025
Double-water-output cylindrical integrated water purifier2025
Active antenna system comprising coupling paths between feed networks2025
Memory device having shared read/write data line for 2-transistor vertical memor2025
Apparatuses comprising transistors including extension regions2025
Dual function energy-storing supercapacitor-based carbon fiber composite for bod2025
Triple-mode resonator and a waveguide filter comprising the same2025
Microelectronic devices with vertically recessed channel structures and discrete2025