Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for substrate noise aware floor planning for integrated circuit design

Method and apparatus for substrate noise aware floor planning for integrated circuit design

US Patent 7865850 · Granted Jan 4, 2011

Estimated economic value: $4,238,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell instance charge model for delay calculation2023
Place and route tool that incorporates a metal-fill mechanism2012
Method and system for implementing timing aware metal fill2012
Method and system for implementing timing aware metal fill2012
Device and method for mitigating radio frequency interference2012
Method to produce an electrical model of an integrated circuit substrate and rel2011
Method and apparatus for substrate noise analysis using substrate tile model and2011
Method, system, and article of manufacture for implementing metal-fill with powe2011
DA/AC convert for driving cold cathode fluorescent lamp2010
Method and system for implementing metal fill2010
Method and system for implementing metal fill2010
Method, system, and article of manufacture for reducing via failures in an integ2009