Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for substrate noise analysis using substrate tile model and tile grid

Method and apparatus for substrate noise analysis using substrate tile model and tile grid

US Patent 7877713 · Granted Jan 25, 2011

Estimated economic value: $4,415,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell instance charge model for delay calculation2023
Method and system for implementing pipeline flip-flops2016
Static timing analysis of integrated circuit designs with flexible noise and del2015
Static timing analysis methods for integrated circuit designs using a multi-CCC 2015
Method and apparatus for efficiently processing an integrated circuit layout2014
Method, system, and program product for routing an integrated circuit to be manu2014
Method and apparatus for efficiently inserting fills in an integrated circuit la2014
Method and apparatus for multi-die thermal analysis2014
Methods, systems, and apparatus for timing and signal integrity analysis of inte2014
Flexible noise and delay modeling of circuit stages for static timing analysis o2013
Method and apparatus for multi-die thermal analysis2013
Method and apparatus for thermal analysis of through-silicon via (TSV)2013