Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, system, and article of manufacture for reducing via failures in an integrated circuit design

Method, system, and article of manufacture for reducing via failures in an integrated circuit design

US Patent 7574685 · Granted Aug 11, 2009

Estimated economic value: $8,621,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cell instance charge model for delay calculation2023
Method and system for implementing pipeline flip-flops2016
Method and apparatus for efficiently processing an integrated circuit layout2014
Method, system, and program product for routing an integrated circuit to be manu2014
Method and apparatus for efficiently inserting fills in an integrated circuit la2014
Place and route tool that incorporates a metal-fill mechanism2012
Place and route tool that incorporates a metal-fill mechanism2012
Method and system for implementing timing aware metal fill2012
Method and system for implementing timing aware metal fill2012
Method and system for implementing timing aware metal fill2012
Method and system for implementing timing aware metal fill2012
Method and system for implementing timing aware metal fill2012