Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for efficiently inserting fills in an integrated circuit layout

Method and apparatus for efficiently inserting fills in an integrated circuit layout

US Patent 8713507 · Granted Apr 29, 2014

Estimated economic value: $4,464,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for implementing pipeline flip-flops2016
Method and apparatus for efficiently processing an integrated circuit layout2014
Method, system, and program product for routing an integrated circuit to be manu2014
Place and route tool that incorporates a metal-fill mechanism2012
Method and system for implementing timing aware metal fill2012
Method and system for incorporation of patterns and design rule checking2012
Method to produce an electrical model of an integrated circuit substrate and rel2011
Method and apparatus for substrate noise analysis using substrate tile model and2011
Method, system, and article of manufacture for implementing metal-fill with powe2011
Method and system for implementing metal fill2010
Method, system, and article of manufacture for reducing via failures in an integ2009
Place and route tool that incorporates a metal-fill mechanism2008