Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for estimating test escapes in integrated circuits

System and method for estimating test escapes in integrated circuits

US Patent 7865849 · Granted Jan 4, 2011

Estimated economic value: $10,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for multidimensional dynamic part average testing2024
Visual identification of semiconductor dies2019
Determining test conditions for at-speed transition delay fault tests on semicon2018
Real time semiconductor process excursion monitor2018
Real time semiconductor process excursion monitor2018
Visual identification of semiconductor dies2018
Circuit aging sensor2017
Integrated circuit with automatic total ionizing dose (TID) exposure deactivatio2016
Automatable scan partitioning for low power using external control2015
Decoder providing separate clock and enable for scan path segments2014
Reliability determination taking into account effect of component failures on ci2014
Decode logic driving segmented scan cells with clocks and enables2013