Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Determining test conditions for at-speed transition delay fault tests on semiconductor devices

Determining test conditions for at-speed transition delay fault tests on semiconductor devices

US Patent 10107859 · Granted Oct 23, 2018

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Functional test head for printed circuit boards2024
Voltage spike detector and system for detecting voltage spikes in semiconductor 2021
Automatable scan partitioning for low power using external control2015
Decoder providing separate clock and enable for scan path segments2014
Decode logic driving segmented scan cells with clocks and enables2013
Divided scan path segments maintaining test pattern of stimulus/response connect2012
Automatable scan partitioning for low power using external control2011
Automatable scan partitioning for low power using external control2011
System and method for estimating test escapes in integrated circuits2011
Automatable scan partitioning for low power using external control2009
Test protocol manager for massive multi-site test2009
Methods and apparatus to measure a voltage on an integrated circuit2008