Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for stacking integrated circuits

Method and system for stacking integrated circuits

US Patent 7863720 · Granted Jan 4, 2011

Estimated economic value: $11,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for three dimensional sensors2013
Integrated circuit package including a thermally and electrically conductive pac2013
Multi-tiered integrated circuit package2013
Packaged die heater2011
Packaged die heater2011
SOI on package hypersensitive sensor2011
System and method for sealing a MEMS device2010
Method and system for stacking integrated circuits2010
Integrated circuit package with top-side conduction cooling2009
Integrated circuit package with top-side conduction cooling2009
Shielding arrangement to protect a circuit from stray magnetic fields2009
Vertical die chip-on-board2006