Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microelectronic package and method of cooling an interconnect feature in same

Microelectronic package and method of cooling an interconnect feature in same

US Patent 7851905 · Granted Dec 14, 2010

Estimated economic value: $13,117,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heat dissipation structures for optical communication devices2025
High density substrate routing in package2025
TEC-embedded dummy die to cool the bottom die edge hotspot2025
Boiling enhancement structures for immersion cooled electronic systems2025
Hybrid interposer of glass and silicon to reduce thermal crosstalk2025
Package designs to enable dual-sided cooling on a laser chip2024
Multi-chip package and method of providing die-to-die interconnects in same2024
Localized high density substrate routing2024
Localized high density substrate routing2024
Completely encapsulated optical multi chip package2024
Thermally conductive slugs/active dies to improve cooling of stacked bottom dies2024
High density substrate routing in package2024