Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby

Method of fabricating semiconductor device having multiple gate dielectric layers and semiconductor device fabricated thereby

US Patent 7846790 · Granted Dec 7, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of detecting failure of a semiconductor device2020
Test element group and semiconductor wafer including the same2020
Trench isolation type semiconductor device which prevents a recess from being fo2010
Semiconductor device having offset spacer and method of forming the same2010
Inkjet print head and method of fabricating the same2010
Methods of forming patterns in semiconductor devices using photo resist patterns2009
Electrode line structure having fine line width and method of forming the same2009
Method of manufacturing semiconductor device2009
MEMS tunable capacitor with a wide tuning range2008
Trench isolation type semiconductor device which prevents a recess from being fo2008
Overlay mark for measuring and correcting alignment errors2007
Method of fabricating MEMS tunable capacitor with wide tuning range2007